

REMARKS

Favorable reconsideration of this application, as presently amended and in light of the following discussion, is respectfully requested.

Claims 1-40 are presently active. Claims 1, 11, 21, and 31 have been amended by the present amendment. The changes to the claims are supported by the originally filed specification and do not add new matter.

In the outstanding Office Action, Claims 1-3, 11-13, 21-23, and 31-33 were rejected under 35 U.S.C. § 102(b) as being anticipated by U.S. Patent No. 5,973,338 to Okabe et al. (hereinafter "the '338 patent"); Claims 4, 14, 24, and 34 were rejected under 35 U.S.C. § 103(a) as being unpatentable over the '338 patent, further in view of U.S. Patent No. 6,300,663 to Kapoor (hereinafter "the '663 patent"); Claims 5, 15, 25, and 35 were rejected under 35 U.S.C. § 103(a) as being unpatentable over the '338 patent; and Claims 6-10, 16-20, 26-30, and 36-40 were rejected under 35 U.S.C. § 103(a) as being unpatentable over the '338 and '663 patents, further in view of U.S. Patent No. 6,331,466 to Takahashi et al.

Applicants wish to thank the Examiner for the telephone interview granted Applicants' representatives on December 6, 2002, at which time the gate electrode of Claim 1 was discussed with regard to the teachings of the '338 patent. Although no agreement was reached, the Examiner indicated a willingness to consider the present Supplemental Amendment clarifying that the gate electrode is formed above the claimed first and second insulating portions.

Amended Claim 1 is directed to a power semiconductor device comprising, inter alia: (1) a base layer of a first conductivity type, (2) a base layer of a second conductivity type selectively formed on one surface of the base layer of the first conductivity type, (3) an emitter layer of the first conductivity type selectively formed on the surface of the base layer

of the second conductivity type, (4) a gate insulating film formed on a surface of the base layer of the second conductivity type that lies between the emitter layer and the base layer of the first conductivity type, the gate insulating layer film including a first insulating portion and a second insulating portion, and (5) a gate electrode formed above the *first and second insulating portions*. Claim 1 has been amended to clarify that (1) the gate electrode is formed *above the first and second insulating portions*. The changes to the claims are supported by the originally filed specification and do not add new matter.<sup>2</sup>

Applicants respectfully submit that the rejection of Claims 1-3 as anticipated by the ‘338 patent is rendered moot by the present amendment to Claim 1.

The ‘338 patent is directed to an insulating gate type bipolar transistor (IGBT). Figure 6 of the ‘338 patent discloses a gate electrode 63 surrounded by an insulating film. However, the ‘338 patent fails to disclose a gate insulating film formed on a surface of the base layer of the second conductivity type that lies between an emitter layer and the base layer of the first conductivity type, wherein (1) the gate insulating film includes a first insulating portion and a second insulating portion, (2) a gate electrode is formed above the first and second insulating portions, and (3) the capacitance of a capacitor formed on the second gate insulating portion is smaller than a capacitance of a capacitor formed of the first insulating portion, as recited in amended Claim 1. Accordingly, Applicants respectfully submit that Claims 1-3 patentably define over the ‘338 patent.

Regarding the rejections of Claims 4-10 under 35 U.S.C. § 103, Applicants respectfully submit that the ‘663 and ‘466 patents fail to remedy the deficiencies of the ‘338 patent with regard to the claimed gate electrode and gate insulating film, as discussed above.

---

<sup>2</sup>See, for example, Figure 1.

Accordingly, Applicants respectfully submit that a *prima facie* case of obviousness has not been established and that the rejections of Claims 4-10 should be withdrawn.

Independent Claims 11, 21, and 31 recite limitations analogous to the limitations recited in amended Claim 1. Moreover, those claims have been amended to reflect the present amendment to Claim 1. Thus, for the reasons stated above for the patentability of Claim 1, Applicants respectfully submit that the rejections of independent Claims 11-13, 21-23, and 31-33 as anticipated by the '338 patent are rendered moot by the present amendment of Claims 11, 21, and 31, respectively.

Further, for the reasons set forth above for the patentability of Claims 4-10, Applicants respectfully submit that a *prima facie* case of obviousness has not been established and that the rejection of dependent Claims 14-20, 24-30, and 34-40 be withdrawn.


The present amendment is submitted in accordance with the provisions of 37 C.F.R. §1.116, which after Final Rejection permits entry of amendments placing the claims in better form for consideration on appeal. As the present amendment is believed to overcome outstanding rejections under 35 U.S.C. §§ 102 and 103, the present amendment places the application in better form for consideration on appeal. It is therefore respectfully requested that 37 C.F.R. §1.116 be liberally construed, and that the present amendment be entered.

Thus, it is respectfully submitted that Claim 1 (and dependent Claims 2-10), Claim 11 (and dependent Claims 12-20), Claim 21 (and dependent Claims 22-30), Claim 31 (and dependent Claims 32-40) patentably define over the '338, '663, and '466 patents.

Consequently, in view of the present amendment and in light of the above discussions, the outstanding grounds for rejection are believed to have been overcome. The application as amended herewith is believed to be in condition for formal allowance. An early and favorable action to that effect is respectfully requested.

Respectfully submitted,

OBLON, SPIVAK, McCLELLAND,  
MAIER & NEUSTADT, P.C.



Gregory J. Maier  
Attorney of Record  
Registration No. 25,599  
Michael R. Casey, Ph.D.  
Registration No. 40,294



22850

(703) 413-3000  
GJM/MRC/KMB/rc/cja

I:\atty\kmb\214391US\214391US-supp2.wpd

RECEIVED  
DEC 23 2002

TELETYPE CENTER 2800

**Marked-Up Copy**

Serial No: 09/961,248

Amendment Filed on:

12-20-02

IN THE CLAIMS

**Please amend Claims 1, 11, 21, and 31 as shown below.**

--1. (Four Times Amended) A power semiconductor device comprising:

a base layer of a first conductivity type;

a base layer of a second conductivity type selectively formed on one surface of said base layer of the first conductivity type;

an emitter layer of the first conductivity type selectively formed on the surface of said base layer of the second conductivity type;

a collector layer selectively formed on one of the one surface and another surface of said base layer of the first conductivity type;

a first main electrode formed on said collector layer;

a second main electrode formed on said emitter layer and on said base layer of the second conductivity type;

a gate insulating film formed on a surface of said base layer of the second conductivity type that lies between said emitter layer and said base layer of the first conductivity type, said gate insulating film including a first insulating portion and a second insulating portion; and

a gate electrode formed above said [gate] first and second insulating [film] portions,

wherein a capacitance of a capacitor formed of the second insulating portion is smaller than a capacitance of a capacitor formed of the first insulating portion.

11. (Four Times Amended) A method of manufacturing a power semiconductor device comprising:

forming a base layer of a first conductivity type;

selectively forming a base layer of a second conductivity type on one surface of the base layer of the first conductivity type;

selectively forming an emitter layer of the first conductivity type on a surface of the base layer of the second conductivity type;

selectively forming a collector layer on one of the one surface and another surface of the base layer of the first conductivity type;

forming a first main electrode on said collector layer;

forming a second main electrode on said emitter layer and on the base layer of the second conductivity type;

forming a gate insulating film on a surface of the base layer of the second conductivity type that lies between said emitter layer and the base layer of the first conductivity type, said gate insulating film including a first insulating portion and a second insulating portion; and

forming a gate electrode above said [gate] first and second insulating [film] portions,

wherein a capacitance of a capacitor formed of the second insulating portion is smaller than a capacitance of a capacitor formed of the first insulating portion.

21. (Twice Amended) A power semiconductor device comprising:

a base layer of a first conductivity type;

a base layer of a second conductivity type selectively formed on one surface of said base layer of the first conductivity type;

a source layer of the first conductivity type selectively formed on the surface of said base layer of the second conductivity type;

a drain layer selectively formed on one of the one surface and another surface of said base layer of the first conductivity type;

a first main electrode formed on said drain layer;

a second main electrode formed on said source layer and on said base layer of the second conductivity type;

a gate insulating film formed on a surface of said base layer of the second conductivity type that lies between said source layer and said base layer of the first conductivity type, said gate insulating film including a first insulating portion and a second insulating portion; and

a gate electrode formed above said [gate] first and second insulating [film] portions,

wherein a capacitance of a capacitor formed of the second insulating portion is smaller than a capacitance of a capacitor formed of the first insulating portion.

31. (Twice Amended) A method of manufacturing a power semiconductor device comprising:

forming a base layer of a first conductivity type;

selectively forming a base layer of a second conductivity type on one surface of the base layer of the first conductivity type;

selectively forming a source layer of the first conductivity type on a surface of the base layer of the second conductivity type;

selectively forming a drain layer on one of the one surface and another surface of the base layer of the first conductivity type;

forming a first main electrode on the drain layer;

forming a second main electrode on the source layer of the first conductivity type and on the base layer of the second conductivity type;

forming a gate insulating film on a surface of the base layer of the second conductivity type that lies between the source layer of the first conductivity type and the base layer of the first conductivity type, said gate insulating film including a first insulating portion and a second insulating portion; and

forming a gate electrode above said [gate] first and second insulating [film] portions, wherein a capacitance of a capacitor formed of the second insulating portion is smaller than a capacitance of a capacitor formed of the first insulating portion.--